DE0-Nano/Synthesijer_Samples_Serial1
[
Front page
] [
New
|
List of pages
|
Search
|
Recent changes
]
Start:
[[labs.beatcraft.com]]~
[[DE0-Nano]]~
[[Synthesijer]]~
[[DE0-Nano/Synthesijer]]~
[[DE0-Nano/Synthesijer_Samples_Serial2]]~
#Contents
* DE0-Nano/Synthesijer_Samples_Serials1 [#wdc2b781]
>
This article explains how to run a sample program, which ...
~
There are two sample programs in serial_echo. One sample ...
~
Since DE0-Nano does NOT have a serial port, TX and RT are...
[[http://www.ftdichip.com/Support/Documents/DataSheets/Ca...
~
The presence of this serial connection can be checked in ...
(This article skips the explanations for how to install T...
** Modify the source files [#yb3dbf09]
>
The source files of serial_echo are modified. The details...
~
Since the targeted FPGA board is DE0-Nano, Makefile is c...
$ vi Makefile
VERILOG_SOURCES = $(SOURCES:.java=.v)
all: hdl
# all: hdl exstick microboard
hdl: $(SOURCES)
>
sys_clk of ToUpper.java is set to 50MHz.~
$ vi ToUpper.java
public class ToUpper{
private final RS232C_RX_Wrapper rx = new RS232C_...
//private final RS232C_RX_Wrapper rx = new RS232...
private final RS232C_TX_Wrapper tx = new RS232C_...
//private final RS232C_TX_Wrapper tx = new RS232...
public void run(){
>
After the modifications are completed, execute make.~
$ make
>
Using DE0-Nano System Builder, create and modify the proj...
~
Move the created project file to Ubuntu. As the project f...
clk_div.vhd, rs232c_rx.vhd, and rs232c_tx.vhd of serial_e...
~
To consist with ToUpper.vhd, ToUpper.qsf is edited on Ubu...
In this article, GPIO [32] is allocated to RX, and GPIO [...
$ vi ToUpper.qsf
#=======================================================...
# CLOCK
#=======================================================...
set_location_assignment PIN_R8 -to clk
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" ...
# set_location_assignment PIN_R8 -to CLOCK_50
# set_instance_assignment -name IO_STANDARD "3.3-V LVTTL...
...<略>
set_location_assignment PIN_D12 -to rx_din
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" ...
set_location_assignment PIN_B12 -to tx_dout
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" ...
#set_location_assignment PIN_D12 -to GPIO[32]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL"...
#set_location_assignment PIN_B12 -to GPIO[33]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL"...
#=======================================================...
# End of pin assignments by Terasic System Builder
#=======================================================...
set_location_assignment PIN_A11 -to reset
set_instance_assignment -name IO_STANDARD 2.5V -to reset
set_global_assignment -name VHDL_FILE clk_div.vhd
set_global_assignment -name VHDL_FILE rs232c_rx.vhd
set_global_assignment -name VHDL_FILE rs232c_tx.vhd
set_global_assignment -name VHDL_FILE ToUpper.vhd
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "...
>
GPIO[32] and GPIO[33] on DE0-Nano are connected to the or...
~
Caution: The USB terminal of C232HD-DDHSP-0 is managed wh...
#ref(serial2.png,,30%); ~
~
The next step is writing the image to DE0-Nano and also c...
~
To do operation check, start up Teraterm on the Windows P...
#ref(toupper.png,,45%); ~
~
This is the end of the operation check on ToUpper of seri...
*Revision History [#gfa7b715]
>
- 2014/12/25 This article is initially uploaded~
End:
[[labs.beatcraft.com]]~
[[DE0-Nano]]~
[[Synthesijer]]~
[[DE0-Nano/Synthesijer]]~
[[DE0-Nano/Synthesijer_Samples_Serial2]]~
#Contents
* DE0-Nano/Synthesijer_Samples_Serials1 [#wdc2b781]
>
This article explains how to run a sample program, which ...
~
There are two sample programs in serial_echo. One sample ...
~
Since DE0-Nano does NOT have a serial port, TX and RT are...
[[http://www.ftdichip.com/Support/Documents/DataSheets/Ca...
~
The presence of this serial connection can be checked in ...
(This article skips the explanations for how to install T...
** Modify the source files [#yb3dbf09]
>
The source files of serial_echo are modified. The details...
~
Since the targeted FPGA board is DE0-Nano, Makefile is c...
$ vi Makefile
VERILOG_SOURCES = $(SOURCES:.java=.v)
all: hdl
# all: hdl exstick microboard
hdl: $(SOURCES)
>
sys_clk of ToUpper.java is set to 50MHz.~
$ vi ToUpper.java
public class ToUpper{
private final RS232C_RX_Wrapper rx = new RS232C_...
//private final RS232C_RX_Wrapper rx = new RS232...
private final RS232C_TX_Wrapper tx = new RS232C_...
//private final RS232C_TX_Wrapper tx = new RS232...
public void run(){
>
After the modifications are completed, execute make.~
$ make
>
Using DE0-Nano System Builder, create and modify the proj...
~
Move the created project file to Ubuntu. As the project f...
clk_div.vhd, rs232c_rx.vhd, and rs232c_tx.vhd of serial_e...
~
To consist with ToUpper.vhd, ToUpper.qsf is edited on Ubu...
In this article, GPIO [32] is allocated to RX, and GPIO [...
$ vi ToUpper.qsf
#=======================================================...
# CLOCK
#=======================================================...
set_location_assignment PIN_R8 -to clk
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" ...
# set_location_assignment PIN_R8 -to CLOCK_50
# set_instance_assignment -name IO_STANDARD "3.3-V LVTTL...
...<略>
set_location_assignment PIN_D12 -to rx_din
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" ...
set_location_assignment PIN_B12 -to tx_dout
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" ...
#set_location_assignment PIN_D12 -to GPIO[32]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL"...
#set_location_assignment PIN_B12 -to GPIO[33]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL"...
#=======================================================...
# End of pin assignments by Terasic System Builder
#=======================================================...
set_location_assignment PIN_A11 -to reset
set_instance_assignment -name IO_STANDARD 2.5V -to reset
set_global_assignment -name VHDL_FILE clk_div.vhd
set_global_assignment -name VHDL_FILE rs232c_rx.vhd
set_global_assignment -name VHDL_FILE rs232c_tx.vhd
set_global_assignment -name VHDL_FILE ToUpper.vhd
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "...
>
GPIO[32] and GPIO[33] on DE0-Nano are connected to the or...
~
Caution: The USB terminal of C232HD-DDHSP-0 is managed wh...
#ref(serial2.png,,30%); ~
~
The next step is writing the image to DE0-Nano and also c...
~
To do operation check, start up Teraterm on the Windows P...
#ref(toupper.png,,45%); ~
~
This is the end of the operation check on ToUpper of seri...
*Revision History [#gfa7b715]
>
- 2014/12/25 This article is initially uploaded~
Page:
![[PukiWiki]](image/bc_logo.png "[PukiWiki]"){kind=logo}
